Introduction
Silicon-on-insulator (SOI) technology has been of interest since the 1970's due to advantages in device isolation and speed, etc., over regular MOSFET's, [1], [2] . A common difficulty with SOI technologies has been obtaining accurate SPICE simulations of circuits that correctly model SOI device behavior, including the "kink" effect.
SPICE software requires current-voltage (I-V) formulae for the transistor elements in circuits, and modeling the I-V relationships for SOI devices has introduced only small variations from the standard bulk MOSFET formulae, [3] - [5] . The latter, at small channel lengths, now require up to 200 parameters in their descriptions. This formulation requires extensive test data and identification, an expensive and time-consuming operation.
Among the efforts to reduce over-parametrization and return to a fundamental, physics-based description, we have been developing the asymptotic analysis developed by Ward [6] [7] .This work approached the partial differential equations governing the flow of electrons and holes [8] [9] , in terms of 1. A perturbation expansion based on the small parameter measuring the ratio of depletion layer depth to channel length. The first term in this expansion gives the ``quasi-one-dimensional approximation,'' which is the standard approximation usually adopted, based on ``long channel'' arguments. Ward shows how to improve on this approximation to include source and drain corner effects, but the analysis is limited to small drain voltages.
2. An asymptotic solution to the quasi-1-D equations based on the large parameter measuring the ratio of doping to the intrinsic level.
This approach identifies the electron-rich inversion region as a thin boundary layer, and applies the method of matched asymptotic expansions [10] . This approach was introduced in semi-conductor physics by Please, [11] for the p-n junction, and Ward extended it to the MOSFET device. The Ward asymptotic solution requires numerical work (to solve transcendental equations) and the I-V formulae require an integral to be computed numerically. Recently, [12] we carried forward that work, making further approximations to achieve I-V formulae that are accurate over a wide range of device sizes and voltages and require only a simple iteration to obtain results. This work has been further extended to the SOI device, and, in the case in which the silicon is fully depleted, explicit I-V formulae have been obtained that are accurate when compared with data. These formulae involve parameters that have been identified from data. They give substantial simplifications over standard I-V formulae, and provide an important evolution in device modeling. A multi dimensional analysis of the semiconductor equations is mostly useful to the device simulation level. For a circuit modeling point of view, usually 1-D solutions are enough to reveal the critical information need even for a nano scale devices. In circuit analysis, compact 1-D analytical solutions are preferable because of their simplicity, computational speed, and suitability for practical SPICE application, [15] .
Equations and Solution
For reference purposes we give the equations on which the solutions are based. In terms of scaled variables, which are defined in the Tables 1 and 2 Several of the terms may be omitted in each layer, allowing solutions to be generated for the terms remaining. The integration constants that occur must then be related by matching the solutions across overlapping boundaries in a non-trivial way. The solution for the SOI device in the fully depleted mode has a substantial simplification over the standard MOSFET: the interface at the silicon/insulator base is a known boundary (the boundary condition of zero normal field is applied there) and is not an unknown free boundary as it is for the standard MOSFET. The solution in the silicon provides a relationship between the quasiFermi potential and the electric potential and field at the silicon/gate insulator interface. At that interface there is also the continuity of electric displacement, providing a relationship between the applied gate voltage and the electric potential end field.
Utilizing these two relationships to eliminate the field is rarely possible without numerical help, but in this case we were able to find an accurate approximation (equation (2.4) ).
We refer to [12] , for details of this analysis and for computation of the current, which follows standard routines. The integrals for the current can be performed explicitly. Results of this work are: 
Saturation Region
The current has a contribution from the inverted region plus one from the depleted region: The model is completed by the choice of an electron mobility model. We have used the standard rational form
where T V is the threshold voltage. The threshold voltage is very useful for circuit designers, and it gives designers the value of the gate voltage at which the transistor will be turned on. When the gate voltage reaches the threshold voltage, the substrate underneath the gate becomes inverted. If the gate voltage is less than the threshold voltage, there is some leakage current in the channel and the device operates in the so called sub-threshold regime.
Impact Ionization
The semi-conductor equations that we have used to derive our approximate formulae have explicitly excluded the physical phenomena that lead to the kink effect. To account for the rise in the drain-source current we introduce a simple conceptual model to justify a phenomenological correction term. If we attribute the kink effect entirely to impact ionization effects then we can write α strongly dependent on the electric field strength F [13] . Adopting the assumptions of Jacunski et al. [14] , but introducing a more accurate approximation, leads to the fitting function given by expint( /( )) 1 2 0 
Results
The model works well for both long and short channel devices in a half micrometer SOS technology. However, we strongly believe there are enough applications to a half micrometer SOS technology that the model could bring benefit. Some additional work will be required to install this model into a SPICE simulation tool for further experimental verification of accuracy. But we believe the SPICE speed of convergence will not be an issue because a non-convergence in 
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